Micro-scale measurement and modeling of stress in silicon surrounding a tungsten-filled through-silicon via J. Appl. Phys. 110, 073517 (2011) Abstract. The damascene fabrication method and the introduction of low-K dielectrics present a host of reliability challenges to Cu interconnects and fundamentally change the mechanical stress state of Cu lines used as interconnects for integrated circuits. In order to capture the effect of individual process steps on the stress evolution in the BEoL (Back End of Line), a processoriented finite element modeling (FEM) approach was developed.
INTRODUCTION
Wafer curvature and X-ray diffraction are the conventional analytical techniques for stress determination in blanket films and patterned lines of Cu on Si substrates. These methods have limited spatial resolution to determine the detailed stress distribution in the complicated interconnect systems that are commonplace in multi-level interconnect technologies in integrated circuits. Hence, finite element stress modeling has been extensively used for detailed stress analysis. [1] [2] [3] [4] During recent years, X-ray diffraction measurements [3] [4] [5] [6] [7] have been used to validate stress modeling.
Traditionally, mechanical stress in interconnects has been modeled under the assumption that the overall structure after final process is in zero stress state at a presumed temperature, i.e. stress-free. Although this method is simple and often adequate for most applications, it does not provide adequate understanding of the stress evolution during the fabrication process. [6] [7] [8] For example, the fabrication of a simple M1-V1-M2 Cu BEoL structure requires multiple deposition processes including etch, CVD, Cu plating, CMP, etc. Each process step adds or removes materials at a specific process temperature, and the stress state in the material is affected by each step. Therefore, it is desirable to develop a process-oriented modeling approach, which takes into account of the effect of process changes on the stress evolution of each material. [2] In order to better understand the stress evolution during the process, researchers have developed process-oriented stress modeling techniques. Lee and Sauter Mack [2] developed their own in-house code employing a technique similar to the element birth and death capability in ANSYS. They demonstrated through modeling that stresses in metal lines and dielectric films depend not only on the final temperature excursion but also on the process sequences and process conditions. They also concluded that intrinsic stress in the dielectrics has little effect on the metal line stress. However, their model is limited to the 2D domain, and their assumption that the stress free temperature is 400°C for all materials is not supported by more recent experimental results. [7] 
MODEL BASICS
In the present study, a process-oriented modeling technique has been developed and fully implemented in ANSYS Parametric Design Language. [1] The model is fully parametric on the 3D domain. All the process conditions (predominantly process temperatures) and feature dimensions are parametric inputs. In order to accommodate the most recent advancement in Cu based BEoL manufacturing technology, the model incorporates both single and dual-damascene configurations.
It has been observed that narrow Cu lines exhibit linear elastic behavior while wide Cu lines or films exhibit more plasticity during temperature cycling, due to the difference in constraint conditions. [3] [4] For simplicity, this study assumes that linear elasticity prevails for all materials without accounting for microstructure-dependent nonlinear behavior of Cu. The geometrical modeling involves the element birth and death technique offered by the commercial FEA software ANSYS. First, the complete geometric model with final configuration is built, but the elements are specified as "inactive", namely "dead elements" which do not contribute to solving the linear equations for finite element analysis. Then, depending on the process, elements will be selected for reactivation. Only activated elements are involved in the FEA. At each process, more elements will be reactivated to replicate the material deposition. The activated elements are assigned appropriate thermal-mechanical boundary conditions at each process. The well known intrinsic stress arising from deposition of dielectrics including SiO 2 , Si 3 N 4 and carbon-doped oxide based low-K dielectrics is accounted for with the introduction of "Virtual Deposition Temperature". [1] 
MODEL CALIBRATION WITH WAFER CURVATURE
The model is initially calibrated with wafer curvature measurements during sequential deposition of dielectric film stacks (no metals) as seven process steps. The dielectric films deposited include TEOS (tetra-ethyl-ortho-silicate), FTEOS (fluorinedoped TEOS), a Carbon-doped oxide low-K dielectric film (Low-K) and a Si-C dielectric etch stop layer. The wafer curvature data was collected at room temperature after each process, and accumulative film stress is computed using Stoney's formula. [9] A simple model was hence developed in accordance to the processoriented modeling procedure as described previously. [1] Figure 1 is a plot of the overall film stress at the room temperature after ILD deposition process step. Included in this plot are the stresses from modeling and from wafer curvature measurement. The initial TEOS layer creates a compressive stress state (step 1) that is magnified with the deposition of the Si-C etch-stop layer (step 2). After deposition of a C-doped oxide film (step 3), the stress becomes less compressive (suggesting that the C-doped oxide is under tensile stress); however an oxide cap ILD (step 4) will again make the stress more compressive. The measured stress evolves as shown in steps 4, 5, 6 and 7 with each subsequent deposition of a composite film (etch stop layer + oxide + C-doped oxide + cap). Based on this sequence of ILDs, the overall stress is becoming less compressive as more dielectric layers are deposited. The overall in-plane film stress remains compressive; however, it is noteworthy that the compressive stress decreases with deposition of low-K films that have much higher CTE value than the Si substrate. The correlation between the modeling results and measurements is excellent, as the maximum error between them is less than five percent. 
MODEL CALIBRATION WITH XRD
In addition to calibrating the model by wafer-curvature measurements, the model was calibrated with X-Ray diffraction (XRD) measurements recently published by Besser and Jiang. [8] The structure used in their work is illustrated in Figure 2 and includes the SiN-passivated Cu line structure fabricated in either Cu/Oxide and Cu/Low-K (porous organic spin-on material) dielectrics. The Cu lines were 0.25 µm wide, including a 250 Å Ta barrier. The post-plating anneal temperature was 150°C, and the cap layer was 1000Å SiNx deposited at ~400°C. The model utilizes the interconnect line dimensions and ILD thicknesses detailed in the reference [8] and uses the deposition process conditions as inputs. The Cu was assumed to be in a stress-free state at 250°C for the FEA model. Table 2 lists the stress variation during unit temperature change (in the unit of MPa/°C) for Cu/Oxide and Cu/Low-K, obtained by XRD and FEA, respectively. The term "stress slope" is introduced and is defined as the slope of a linear fit to the measurements of mechanical stress as a function of temperature. A schematic illustrating the stress-slope concept is included in Figure 3 for Cu lines in oxide and low K ILD. Stress slope is expected to be negative since the CTE of Cu is much greater than the surrounding dielectrics and Si substrate. The results of the FEA model correlate well with the XRD results. The error is less than 15%, except the transverse stress σy. The transverse stress predicted by FEA is 50% lower than that measured by XRD. While the agreement between experiment and model is good, the FEA tends to overestimate the stress level parallel to line (longitudinal) and underestimate the stress level transverse to line. . Schematic drawing illustrating the concept of stress-slope for oxide (left) and porous low-K ILD (right), based on the experimental data from [8] .
STRESS EVOLUTION IN CU LINES DURING PROCESSING
The stress evolution in the Cu line is vital to understanding the reliability risk associated with process and material changes. Finite element models were constructed for a hybrid Cu/Low-K technology in which the line level dielectric is carbon-doped CVD low-K material while the via level dielectric is FTEOS. The etch stop layer is Si-C dielectrics. All the material properties are listed in Table 1 . Figure 4 (a) shows a dual damascene structure which consists of a M1-V1-M2 layer and a top passivation layer. Figure 4 (b) shows a detailed structure of the Cu line/via embodied by the Ta barrier metal in this particular study. The structure spans only half of the pitch size in the Z-direction (out-of-plane) to take advantage of symmetry. A coupled boundary condition was applied to the lateral and back surfaces.
Deposition processes including CVD, electroplating, etch and CMP involve material addition or removal, as simulated by the elemental birth and death in the process-oriented modeling procedure. For the purpose of simplicity, only volume averaged stresses (ax, ay and az) in Ml at three key stages during the process are reported here. The model was constructed in 3 steps.
Step 1: Ml, deposition of Ml and Cap (etch stop) layer, cool down to 25C.
Step 2: M1-V1, deposition of via layer (VI dielectric & VI Cu), cool down to 25C.
Step 3: M1-V1-M2, deposition of M2, cool down to 25C.
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STRESS EVOLUTION IN CU LINES DURING PROCESSING
Deposition processes including CVD, electroplating, etch and CMP involve material addition or removal, as simulated by the elemental birth and death in the process-oriented modeling procedure. For the purpose of simplicity, only volume averaged stresses (σx, σy and σz) in M1 at three key stages during the process are reported here. The model was constructed in 3 steps.
Step 1: M1, deposition of M1 and Cap (etch stop) layer, cool down to 25C.
Step 2: M1-V1, deposition of via layer (V1 dielectric & V1 Cu), cool down to 25C.
Step 3: M1-V1-M2, deposition of M2, cool down to 25C. Figure 5 shows the history of three stress components (σx, σy and σz) vs. process steps for Cu lines fabricated in Low-K. Without considering the nonlinear behavior of Cu, the in-plane stresses (σx and σy) are nearly independent of subsequent process steps. These in-plane stresses (σx and σy) slightly decrease at the completion of the M1-V1 process, then slightly increase at the completion of M1-V1-M2. However, the out-of-plane stress σz increases considerably with the deposition of V1 and M2 layers.
M1 FIGURE 4(a). M1-V1-M2 FEA model. FIGURE 4(b).
Cu/barrier structure (FEA).
FIGURE 5.
Stress Evolution of σ x , σ y and σ z for a M1 line during subsequent processing. [1] After M2 deposition, σz increases by more than 25%. The out-of-plane normal stress σz is indicative of the peeling stress between layers, and a continuous increase in σz with deposition processes may be a concern for dielectric/metal delamination, especially at the lower-level of interconnects.
CU LINE STRESS VS. ILD MATERIAL PROPERTIES
With the creation and calibration of the finite element model, it can now be applied to understand the questions raised in recent publications. [8] Which is the more important material property in influencing the mechanical stress in Cu interconnect lines: the modulus or CTE of the dielectric? In the work of Besser and Jiang, [8] the strain and stress were determined with XRD for Cu lines encapsulated in either oxide or porous spin-on ILD. It was found that the longitudinal strain was similar in magnitude and variation with temperature for both ILDs, supporting the argument that strain is imposed by the substrate. However, the strains along the length, width and height of the Cu lines are influenced by the dielectric type: oxide vs. porous spin-on material. In particular, the strain along the line height is compressive at RT and linearly increases with temperature for Cu in low K, reflecting either the lack of constraint by the ILD or the higher CTE of the ILD. [8] These materials have dramatically different CTE and modulus, as detailed in Table 1 . It is noteworthy that CTE and modulus often follow the opposite trends as ILD changed from oxide to low-K type of materials, e.g. CTE becomes higher while modulus becomes lower. The coupling effect between CTE and modulus makes it difficult to distinguish which parameter is the dominant influence on stress/strain in Cu interconnect lines. With the finite element model, the materials parameters can be varied independently to determine which individual effect is more influential.
In Figure 6 , the stress slope along the length (MX), width (MY) and height (MZ) is plotted as a function of elastic modulus for dielectrics with a CTE of 2 and 64. MX is nearly indepen-dent of E and CTE of ILD, confirming this stress is imposed by substrate, as expected. For CTE of the ILD much larger than the CTE of Cu, MZ is less than zero. For low modulus ILD materials, MZ is equal to MY. In addition, MX is much larger than MY and MZ. For low CTE (CTE <8), MY and MZ are moderately dependent of E: there is a moderate increase with modulus. At large modulus, the stress slopes MX, MY and MZ are highly deviatoric.
The model was also applied to calculate the hydrostatic stresses, which cannot be relieved through volume conserving mechanisms (normal plasticity). [10] Conventional wisdom suggests that the hydrostatic stress is indicative of the susceptibility of the Cu line to stress-induced voiding (SIV). [11] As shown in Figure  7 , MH (slope of the hydrostatic stress-temperature plot) increases monotonically with modulus for a total increase of 40% as the modulus is increased from 2 (porous low K) to 64 (oxide). These results suggest that Cu encapsulated in high modulus materials such as oxide would be more susceptible to stress-induced voiding given that the critical stress value for voiding is same for Cu/oxide and Cu/low-K. However, it has been found that critical stress for SIV is generally lower in Cu/low-K than that in Cu/oxide. Therefore, the probability of SIV is dependent on the competing effect between the hydrostatic stress and critical stress in the Cu line.[l 1] It is also apparent from Figure 7 that MH is independent of CTE: the slope of the hydrostatic stresstemperature plot is independent of the CTE on the encapsulating material. The Von Mises stress, which indicates the propensity for plastic deformation and yielding of the Cu lines, can also be readily calculated from the model. As shown in Figure 7 , MVM (slope of the Von Mises stress vs. temperature plot) is independent of dielectric modulus when the CTE of ILD is much less than the CTE of the Cu. For high CTE (32 and 64), the MVM is strongly dependent upon the ILD modulus with higher modulli leading to steeper stress vs. temperature plots. These results have implications for the integrated circuit industry [12] by suggesting that plastic deformation is more likely to occur in Cu encapsulated with a dielectric with a large coefficient of thermal expansion, and in this situation, Cu will yield before it will void.
CONCLUSIONS
In order to capture the effect of individual process steps on the stress evolution in the BEoL, a process-oriented finite element modeling approach was developed. In this model, the complete stress history at any step can be simulated as a dual damascene Cu structure is fabricated. The model was calibrated with both wafer-curvature blanket film measurements and XRD measurement of metal line stress. The Cu line stress evolution was simulated during the process of multi-step processing for dual damascene Cu/TEOS and Cu/low-k structures. The in-plane stress of Cu lines is nearly independent of subsequent processes, while the out-of-plane stress increases considerably with the subsequent process steps. The model was further applied to understand whether the coefficient of thermal expansion or modulus of the dielectric affects the Cu stress more significantly. It was found that the stress magnitude and state (hydrostatic, deviatoric) depend on ILD properties. The stress along the line length (longitudinal) is substrate-dominated, while the transverse and normal stresses vary with both CTE and modulus of the dielectric. The hydrostatic stress is determined by dielectric modulus and is nearly independent of the CTE of ILD, while the Von Mises stress depends on both CTE and E of the ILD. The stress of the Cu line tends to be more deviatoric with spin-on low K ILDs, and more hydrostatic with oxide encapsulation.
